


(43) **Pub. Date:** Dec. 13, 2018

Jun. 8, 2017 (CN) 201710429361.1






Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6

ACTIVE MATRIX ORGANIC LIGHT EMITTING DIODE DISPLAY PANEL STRUCTURE

FIELD OF THE INVENTION

[0001] The present invention relates to an organic light emitting diode display field, and more particularly to an active matrix organic light emitting diode display panel structure.

BACKGROUND OF THE INVENTION

[0002] In the display field, the Liquid Crystal Display (LCD) and the Organic Light Emitting Diode (OLED) has been gradually replaced the Cathode Ray Tube (CRT) display. The OLED display panel possesses many outstanding properties of self-illumination, low driving voltage, high luminescence efficiency, fast response, high clarity and contrast, near 180° view angle, wide range of working temperature, applicability of flexible display and large scale full color display and is widely used in mobile phones, tablet PCs and full color televisions.

[0003] The OLED display panel can be categorized into two major types according to the driving methods, which are the Passive Matrix (PM) type and the Active Matrix (AM) type, i.e. the direct addressing and the Thin Film Transistor (TFT) matrix addressing.

[0004] FIG. 1 is a front view diagram of an active matrix organic light emitting diode display panel according to prior art. FIG. 2 is an internal circuit diagram of an active matrix organic light emitting diode display panel according to prior art. As shown in FIG. 1 and FIG. 2, the AMOLED display panel according to prior art comprises a display area AA' and a left border frame region a right border frame region B2', an upper border frame region B3' and a lower border frame region B4' surrounding a periphery of the display area AA'.

[0005] The display area AA' comprises a plurality of scan lines 100 which extend horizontally and a plurality of data lines 200 which extend vertically and are insulated from the scan lines 100. The upper border frame region B3' is merely used for package; the left border frame region B1' and the right border frame region B2' are not only used for package but also used for arrangement for a plurality of row driving ICs 300 which are coupled to the scan lines 100 and input scan signals to the scan lines 100; the lower border frame region B4' is not only used for package but also used for arrangement for a plurality of column driving ICs 400 which are coupled to the data lines 200 and input data signals to the data lines 200; therefore, the widths of the left border frame region the right border frame region B2' and the lower border frame region B4' are larger.

[0006] With the constant development of display technology, the demands of the users to the ultra narrow frame display panel will become more and more intense. Thus, it is necessary to improve the aforesaid existing AMOLED display panel.

SUMMARY OF THE INVENTION

[0007] An objective of the present invention is to provide an active matrix organic light emitting diode display panel structure, in which all of the upper border frame region, the left border frame region and the right border frame region are ultra narrow border frames to realize the almost borderless state of the active matrix organic light emitting diode

display panel in three sides in comparison with prior art that only can reduce widths of left border frame region and right border frame region of the active matrix organic light emitting diode display panel.

[0008] For realizing the aforesaid objective, the present invention provides an active matrix organic light emitting diode display panel structure, comprising a first metal layer, a second metal layer, a third metal layer, a plurality of row driving circuits and a plurality of column driving circuits;

[0009] wherein the second metal layer comprises a plurality of scan lines which extend horizontally, the third metal layer comprises a plurality of data lines which extend vertically and are insulated from the scan lines, the first metal layer comprises switching lines of a same number of the scan lines which extend vertically;

[0010] one switching line is correspondingly coupled to one scan line, one of the row driving circuits is correspondingly coupled to a plurality of switching lines, one of the column driving circuits is correspondingly coupled to a plurality of data lines;

[0011] wherein the active matrix organic light emitting diode display panel structure comprises a display area and a left border frame region, a right border frame region, an upper border frame region and a lower border frame region surrounding a periphery of the display area; the row driving circuits and the column driving circuits are located in the lower border frame region; the left border frame region, the right border frame region and the upper border frame region are only used for package.

[0012] The first metal layer further comprises a power supply line, the second metal layer further comprises a first conductor line connecting the power supply line and the third metal layer further comprises a second conductor line connecting the first conductor line.

[0013] Optionally, one of the row driving circuits is individually packaged inside one row driving chip and one of the column driving circuits is individually packaged inside one column driving chip.

[0014] Optionally, one of the row driving circuits and one of the column driving circuits are integrally packaged inside one integrated driving chip.

[0015] A buffer layer is arranged between the scan line and the switching line, one scan line is electrically coupled to one switching line through a first through hole penetrating the buffer layer.

[0016] Thin film package is used in the left border frame region, the right border frame region and the upper border frame region.

[0017] The active matrix organic light emitting diode display panel structure further comprises a substrate, a gate integrated with the scan line, a gate insulation layer, an active layer, an etching stopper layer, a source integrated with the data line and a drain located at a same layer with the data line;

[0018] wherein the switching line and the power supply line are arranged on the substrate, the buffer layer covers the substrate, the switching line and the power supply line, the scan line and the first conductor line are arranged on the buffer layer, the gate insulation layer covers the buffer layer, the scan line, the gate integrated with the scan line and the first conductor line, the active layer is arranged on the gate insulation layer, the etching stopper layer covers the active layer and the gate insulation layer, all of the data line, the

source integrated with the data line, the drain and the second conductor line are arranged on the etching stopper layer;

[0019] wherein the first conductor line contacts the power supply line via a second through hole penetrating the buffer layer; the source integrated with the data line and the drain respectively contact two sides of the active layer via a third through hole and a fourth through hole penetrating the etching stopper layer; the second conductor line contacts with the first conductor line via a fifth through hole penetrating the etching stopper layer and the gate insulation layer.

[0020] Materials of the switching line, the power supply line, the scan line, the gate integrated with the scan line, the first conductor line, the data line, the source integrated with the data line, the drain and the second conductor line are a stack combination of one or more of molybdenum, titanium, aluminum and copper.

[0021] Materials of the buffer layer, the gate insulation layer and the etching stopper layer are silicon oxide, silicon nitride or a combination of the two; the substrate is a glass substrate.

[0022] Materials of the buffer layer, the gate insulation layer and the etching stopper layer are silicon oxide, silicon nitride or a combination of the two; the substrate is a glass substrate.

[0023] wherein the second metal layer comprises a plurality of scan lines which extend horizontally, the third metal layer comprises a plurality of data lines which extend vertically and are insulated from the scan lines, the first metal layer comprises switching lines of a same number of the scan lines which extend vertically; one switching line is correspondingly coupled to one scan line, one of the row driving circuits is correspondingly coupled to a plurality of switching lines, one of the column driving circuits is correspondingly coupled to a plurality of data lines;

[0024] wherein the active matrix organic light emitting diode display panel structure comprises a display area and a left border frame region, a right border frame region, an upper border frame region and a lower border frame region surrounding a periphery of the display area; the row driving circuits and the column driving circuits are located in the lower border frame region; the left border frame region, the right border frame region and the upper border frame region are only used for package;

[0025] wherein the first metal layer further comprises a power supply line, the second metal layer further comprises a first conductor line connecting the power supply line and the third metal layer further comprises a second conductor line connecting the first conductor line;

[0026] wherein a buffer layer is arranged between the scan line and the switching line, one scan line is electrically coupled to one switching line through a first through hole penetrating the buffer layer;

[0027] wherein thin film package is used in the left border frame region, the right border frame region and the upper border frame region;

[0028] wherein the active matrix organic light emitting diode display panel structure further comprises a substrate, a gate integrated with the scan line, a gate insulation layer, an active layer, an etching stopper layer, a source integrated with the data line and a drain located at a same layer with the data line;

[0029] wherein the switching line and the power supply line are arranged on the substrate, the buffer layer covers the

substrate, the switching line and the power supply line, the scan line and the first conductor line are arranged on the buffer layer, the gate insulation layer covers the buffer layer, the scan line, the gate integrated with the scan line and the first conductor line, the active layer is arranged on the gate insulation layer, the etching stopper layer covers the active layer and the gate insulation layer, all of the data line, the source integrated with the data line, the drain and the second conductor line are arranged on the etching stopper layer;

[0030] wherein the first conductor line contacts the power supply line via a second through hole penetrating the buffer layer; the source integrated with the data line and the drain respectively contact two sides of the active layer via a third through hole and a fourth through hole penetrating the etching stopper layer; the second conductor line contacts with the first conductor line via a fifth through hole penetrating the etching stopper layer and the gate insulation layer.

[0031] The benefits of the present invention are: the present invention provides an active matrix organic light emitting diode display panel structure comprises switching lines of a same number of the scan lines which extend vertically and correspondingly coupled to one scan line which extend horizontally to switch the scan line to the row driving circuit. Thus, the row driving circuit can be located in the lower border frame region as the column driving circuit. The left border frame region, the right border frame region and the upper border frame region are only used for package. All of the upper border frame region, the left border frame region and the right border frame region are ultra narrow border frames to realize the almost borderless state of the active matrix organic light emitting diode display panel in three sides in comparison with prior art that only can reduce widths of left border frame region and right border frame region of the active matrix organic light emitting diode display panel.

BRIEF DESCRIPTION OF THE DRAWINGS

[0032] In order to better understand the characteristics and technical aspect of the invention, please refer to the following detailed description of the present invention is concerned with the diagrams, however, provide reference to the accompanying drawings and description only and is not intended to be limiting of the invention.

[0033] In drawings,

[0034] FIG. 1 is a front view diagram of an active matrix organic light emitting diode display panel according to prior art;

[0035] FIG. 2 is an internal circuit diagram of an active matrix organic light emitting diode display panel according to prior art;

[0036] FIG. 3 is a front view diagram of an active matrix organic light emitting diode display panel structure according to the present invention;

[0037] FIG. 4 is a diagram of the first embodiment of an internal circuit of an active matrix organic light emitting diode display panel structure according to the present invention;

[0038] FIG. 5 is a diagram of the second embodiment of an internal circuit of an active matrix organic light emitting diode display panel structure according to the present invention;

[0039] FIG. 6 is an enlarged diagram corresponding to the H position at FIG. 4 or the H' position in FIG. 5;

[0040] FIG. 7 is a sectional diagram of an active matrix organic light emitting diode display panel structure according to the present invention.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

[0041] For better explaining the technical solution and the effect of the present invention, the present invention will be further described in detail with the accompanying drawings and the specific embodiments.

[0042] Please refer to FIG. 3, FIG. 4, FIG. 6 and FIG. 7, together or refer to FIG. 3, FIG. 5, FIG. 6 and FIG. 7, together. The present invention provides an active matrix organic light emitting diode display panel structure, comprising a first metal layer M1, a second metal layer M2, a third metal layer M3, a plurality of row driving circuits 91 and a plurality of column driving circuits 92.

[0043] The second metal layer M2 comprises a plurality of transversely scan lines 11 which extend horizontally, the third metal layer M3 comprises a plurality of data lines 21 which extend vertically and are insulated from the scan lines 11, the first metal layer M1 comprises switching lines 31 of a same number of the scan lines 11 which extend vertically. One switching line 31 is correspondingly coupled to one scan line 11, one of the row driving circuits 91 is correspondingly coupled to a plurality of switching lines 31, one of the column driving circuits 92 is correspondingly coupled to a plurality of data lines 21.

[0044] The active matrix organic light emitting diode display panel structure comprises a display area AA and a left border frame region B1, a right border frame region B2, an upper border frame region B3 and a lower border frame region B4 surrounding a periphery of the display area AA. The row driving circuits 91 and the column driving circuits 92 are located in the lower border frame region B4. The row driving circuit 91 inputs a scan signal to the switching line 31. The switching line 31 transmits the scan signal and transfers the same to the scan line 11; the column driving circuit 92 inputs a data signal to the data line 21. The active matrix organic light emitting diode display panel performs display under the control of the scan signal and the data signal.

[0045] In comparison with prior art that the row driving circuit is arranged in the left border frame region and right border frame region of the active matrix organic light emitting diode display panel, the active matrix organic light emitting diode display panel structure of the present invention comprises switching lines 31 of the same number of the scan lines 11 which extend vertically and correspondingly coupled to one scan line 11 which extend horizontally to switch the scan line 11 to the row driving circuit 91. Without occupying the original layout arrangement space, the row driving circuit 91 can be located in the lower border frame region B4 as the column driving circuit 92. Thus, the left border frame region B1, the right border frame region B2 and the upper border frame region B3 can be only used for package. All of the left border frame region B1, the right border frame region B2 and the upper border frame region B3 are ultra narrow border frames to realize the almost borderless state of the AMOLED display panel in three sides in comparison with prior art that only can reduce the widths of left border frame region and right border frame region of the AMOLED display panel.

[0046] Furthermore, thin film package is used in the left border frame region B1, the right border frame region B2 and the upper border frame region B3 to ensure that the widths of the left border frame region B1, the right border frame region B2 and the upper border frame region B3 are narrow enough.

[0047] Optionally, as shown in FIG. 4, one of the row driving circuits 91 is individually packaged inside one row driving chip IC1 and one of the column driving circuits 92 is individually packaged inside one column driving chip IC2. Alternatively, as shown in FIG. 5, one of the row driving circuits 91 and one of the column driving circuits 92 are integrally packaged inside one integrated driving chip IC3.

[0048] Specifically, the scan line 11 and the switching line 31 may be in different layers as shown in FIG. 7 but are not limited to. A buffer layer 4 is arranged between the scan line 11 and the switching line 31, one scan line 11 is electrically coupled to one switching line 31 through a first through hole 41 penetrating the buffer layer 4.

[0049] Furthermore, the first metal layer M1 further comprises a power supply line 32, the second metal layer M2 further comprises a first conductor line 12 connecting the power supply line 32 and the third metal layer M3 further comprises a second conductor line 23 connecting the first conductor line 12. Compared with prior art in which the power supply line is arranged at a layer different from the metal layer where the data line is, the present invention can arrange the power supply line 32 in the first metal layer M1 for the layout of the physical lines of VDD and VSS and can save the pixel layout space.

[0050] Still, FIG. 7 is illustrated. In one preferred embodiment of the present invention, the active matrix organic light emitting diode display panel structure further comprises a substrate 5, a gate integrated with the scan line 11, a gate insulation layer 6, an active layer 7, an etching stopper layer 8, a source integrated with the data line 21 and a drain 22 located at a same layer with the data line 21.

[0051] The switching line 31 and the power supply line 32 are arranged on the substrate 5, the buffer layer 4 covers the substrate 5, the switching line 31 and the power supply line 32, the scan line 32 and the first conductor line 12 are arranged on the buffer layer 4, the gate integrated with the scan line 11 and the first conductor line 12, the active layer 7 is arranged on the gate insulation layer 6, the etching stopper layer 8 covers the active layer 7 and the gate insulation layer 6, all of the data line 21, the source integrated with the data line 21, the drain 22 and the second conductor line 23 are arranged on the etching stopper layer 8. The first conductor line 12 contacts the power supply line 32 via a second through hole 42 penetrating the buffer layer 4; the source integrated with the data line 21 and the drain 22 respectively contact two sides of the active layer 7 via a third through hole 81 and a fourth through hole 82 penetrating the etching stopper layer 8; the second conductor line 23 contacts with the first conductor line 12 via a fifth through hole 68 penetrating the etching stopper layer 8 and the gate insulation layer 6. The gate integrated with the scan line 11, the gate insulation layer 6, the active layer 7, the etching stopper layer 8, the source integrated with the data line 21 and the drain 22 constitute an etching stopper (ESL) Type TFT. Certainly, in other embodiments of the present invention, TFTs may also employ TFT structures of other types,

which are commonly used in prior art, which do not affect the implementation of the present invention.

[0052] Furthermore, the substrate **5** is preferably to be a glass substrate; materials of the switching line **31**, the power supply line **32**, the scan line **11**, the gate integrated with the scan line **11**, the first conductor line **12**, the data line **21**, the source integrated with the data line **21**, the drain **22** and the second conductor line **23** are a stack combination of one or more of molybdenum (Mo), titanium (Ti), aluminum (Al) and copper (Cu); materials of the buffer layer **4**, the gate insulation layer **6** and the etching stopper layer **8** are silicon oxide (SiOx), silicon nitride (SiNx) or a combination of the two.

[0053] The AMOLED display panel structure of the present invention is particularly suitable for high resolution top emission type AMOLED display panels with ultra narrow borders and can also be applied to low resolution bottom emission type AMOLED display panels for ultra narrow borders.

[0054] In conclusion, the active matrix organic light emitting diode display panel structure of the present invention comprises switching lines of a same number of the scan lines which extend vertically and correspondingly coupled to one scan line which extend horizontally to switch the scan line to the row driving circuit. Thus, the row driving circuit can be located in the lower border frame region as the column driving circuit. The left border frame region, the right border frame region and the upper border frame region are only used for package. All of the upper border frame region, the left border frame region and the right border frame region are ultra narrow border frames to realize the almost borderless state of the active matrix organic light emitting diode display panel in three sides in comparison with prior art that only can reduce widths of left border frame region and right border frame region of the active matrix organic light emitting diode display panel.

[0055] Above are only specific embodiments of the present invention, the scope of the present invention is not limited to this, and to any persons who are skilled in the art, change or replacement which is easily derived should be covered by the protected scope of the invention. Thus, the protected scope of the invention should go by the subject claims.

What is claimed is:

1. An active matrix organic light emitting diode display panel structure, comprising a first metal layer, a second metal layer, a third metal layer, a plurality of row driving circuits and a plurality of column driving circuits;

wherein the second metal layer comprises a plurality of scan lines which extend horizontally, the third metal layer comprises a plurality of data lines which extend vertically and are insulated from the scan lines, the first metal layer comprises switching lines of a same number of the scan lines which extend vertically; one switching line is correspondingly coupled to one scan line, one of the row driving circuits is correspondingly coupled to a plurality of switching lines, one of the column driving circuits is correspondingly coupled to a plurality of data lines;

wherein the active matrix organic light emitting diode display panel structure comprises a display area and a left border frame region, a right border frame region, an upper border frame region and a lower border frame region surrounding a periphery of the display area; the

row driving circuits and the column driving circuits are located in the lower border frame region; the left border frame region, the right border frame region and the upper border frame region are only used for package.

2. The active matrix organic light emitting diode display panel structure according to claim 1, wherein the first metal layer further comprises a power supply line, the second metal layer further comprises a first conductor line connecting the power supply line and the third metal layer further comprises a second conductor line connecting the first conductor line.

3. The active matrix organic light emitting diode display panel structure according to claim 1, wherein one of the row driving circuits is individually packaged inside one row driving chip and one of the column driving circuits is individually packaged inside one column driving chip.

4. The active matrix organic light emitting diode display panel structure according to claim 1, wherein one of the row driving circuits and one of the column driving circuits are integrally packaged inside one integrated driving chip.

5. The active matrix organic light emitting diode display panel structure according to claim 2, wherein a buffer layer is arranged between the scan line and the switching line, one scan line is electrically coupled to one switching line through a first through hole penetrating the buffer layer.

6. The active matrix organic light emitting diode display panel structure according to claim 1, wherein thin film package is used in the left border frame region, the right border frame region and the upper border frame region.

7. The active matrix organic light emitting diode display panel structure according to claim 5, further comprising a substrate, a gate integrated with the scan line, a gate insulation layer, an active layer, an etching stopper layer, a source integrated with the data line and a drain located at a same layer with the data line;

wherein the switching line and the power supply line are arranged on the substrate, the buffer layer covers the substrate, the switching line and the power supply line, the scan line and the first conductor line are arranged on the buffer layer, the gate insulation layer covers the buffer layer, the scan line, the gate integrated with the scan line and the first conductor line, the active layer is arranged on the gate insulation layer, the etching stopper layer covers the active layer and the gate insulation layer, all of the data line, the source integrated with the data line, the drain and the second conductor line are arranged on the etching stopper layer;

wherein the first conductor line contacts the power supply line via a second through hole penetrating the buffer layer; the source integrated with the data line and the drain respectively contact two sides of the active layer via a third through hole and a fourth through hole penetrating the etching stopper layer; the second conductor line contacts with the first conductor line via a fifth through hole penetrating the etching stopper layer and the gate insulation layer.

8. The active matrix organic light emitting diode display panel structure according to claim 7, wherein materials of the switching line, the power supply line, the scan line, the gate integrated with the scan line, the first conductor line, the data line, the source integrated with the data line, the drain and the second conductor line are a stack combination of one or more of molybdenum, titanium, aluminum and copper.

9. The active matrix organic light emitting diode display panel structure according to claim 7, wherein materials of the buffer layer, the gate insulation layer and the etching stopper layer are silicon oxide, silicon nitride or a combination of the two; the substrate is a glass substrate.

10. An active matrix organic light emitting diode display panel structure, comprising a first metal layer, a second metal layer, a third metal layer, a plurality of row driving circuits and a plurality of column driving circuits;

wherein the second metal layer comprises a plurality of scan lines which extend horizontally, the third metal layer comprises a plurality of data lines which extend vertically and are insulated from the scan lines, the first metal layer comprises switching lines of a same number of the scan lines which extend vertically; one switching line is correspondingly coupled to one scan line, one of the row driving circuits is correspondingly coupled to a plurality of switching lines, one of the column driving circuits is correspondingly coupled to a plurality of data lines;

wherein the active matrix organic light emitting diode display panel structure comprises a display area and a left border frame region, a right border frame region, an upper border frame region and a lower border frame region surrounding a periphery of the display area; the row driving circuits and the column driving circuits are located in the lower border frame region; the left border frame region, the right border frame region and the upper border frame region are only used for package;

wherein the first metal layer further comprises a power supply line, the second metal layer further comprises a first conductor line connecting the power supply line and the third metal layer further comprises a second conductor line connecting the first conductor line;

wherein a buffer layer is arranged between the scan line and the switching line, one scan line is electrically coupled to one switching line through a first through hole penetrating the buffer layer;

wherein thin film package is used in the left border frame region, the right border frame region and the upper border frame region;

wherein the active matrix organic light emitting diode display panel structure further comprises a substrate, a gate integrated with the scan line, a gate insulation layer, an active layer, an etching stopper layer, a source

integrated with the data line and a drain located at a same layer with the data line;

wherein the switching line and the power supply line are arranged on the substrate, the buffer layer covers the substrate, the switching line and the power supply line, the scan line and the first conductor line are arranged on the buffer layer, the gate insulation layer covers the buffer layer, the scan line, the gate integrated with the scan line and the first conductor line, the active layer is arranged on the gate insulation layer, the etching stopper layer covers the active layer and the gate insulation layer, all of the data line, the source integrated with the data line, the drain and the second conductor line are arranged on the etching stopper layer;

wherein the first conductor line contacts the power supply line via a second through hole penetrating the buffer layer; the source integrated with the data line and the drain respectively contact two sides of the active layer via a third through hole and a fourth through hole penetrating the etching stopper layer; the second conductor line contacts with the first conductor line via a fifth through hole penetrating the etching stopper layer and the gate insulation layer.

11. The active matrix organic light emitting diode display panel structure according to claim 10, wherein one of the row driving circuits is individually packaged inside one row driving chip and one of the column driving circuits is individually packaged inside one column driving chip.

12. The active matrix organic light emitting diode display panel structure according to claim 10, wherein one of the row driving circuits and one of the column driving circuits are integrally packaged inside one integrated driving chip.

13. The active matrix organic light emitting diode display panel structure according to claim 10, wherein materials of the switching line, the power supply line, the scan line, the gate integrated with the scan line, the first conductor line, the data line, the source integrated with the data line, the drain and the second conductor line are a stack combination of one or more of molybdenum, titanium, aluminum and copper.

14. The active matrix organic light emitting diode display panel structure according to claim 10, wherein materials of the buffer layer, the gate insulation layer and the etching stopper layer are silicon oxide, silicon nitride or a combination of the two; the substrate is a glass substrate.

* * * * *

专利名称(译)	有源矩阵有机发光二极管显示面板结构		
公开(公告)号	US20180358422A1	公开(公告)日	2018-12-13
申请号	US15/570366	申请日	2017-07-13
[标]申请(专利权)人(译)	深圳市华星光电技术有限公司		
[标]发明人	HAN BAIXIANG WU YUANCHUN LU POYEN		
发明人	HAN, BAIXIANG WU, YUANCHUN LU, POYEN		
IPC分类号	H01L27/32		
CPC分类号	H01L27/3276 H01L27/3262 H01L27/124 H01L29/42384		
优先权	201710429361.1 2017-06-08 CN		
其他公开文献	US10181505		
外部链接	Espacenet USPTO		

摘要(译)

本发明公开了一种AMOLED显示面板结构，包括多条水平延伸的横向扫描线，多条垂直延伸并与扫描线绝缘的数据线，相同数量的垂直延伸的扫描线的切换线，多个行驱动电路连接到开关线，多个列驱动电路连接到数据线；一条开关线耦合到一条扫描线，一条行驱动电路耦合到多条开关线，一条列驱动电路耦合到多条数据线；行驱动电路和列驱动电路位于下边框区域；左，右和上框架区域仅用于封装，以实现AMOLED显示面板所有三个侧面的超窄边框。

